We report on the effects of a global top gate on low-frequency noise in Schottky gate-defined quantum point contacts (QPCs) and quantum dots (QDs) in a modulation-doped Si/SiGe heterostructure. For a relatively large top gate voltage, the QPC current shows frequent switching with 1/f 2 Lorentzian type charge noise. As the top gate voltage is decreased, the QPC pinch-off voltage becomes less negative, and the 1/f 2 noise becomes rapidly suppressed in a homogeneous background 1/f noise. We apply this top-gating technique to double QDs to stabilize the charge state for the electron number down to zero.
We report on the effects of a global top gate on low-frequency noise in Schottky gate-defined quantum point contacts (QPCs) and quantum dots (QDs) in a modulation-doped Si/SiGe heterostructure. For a relatively large top gate voltage, the QPC current shows frequent switching with 1/f 2 Lorentzian type charge noise. As the top gate voltage is decreased, the QPC pinch-off voltage becomes less negative, and the 1/f 2 noise becomes rapidly suppressed in a homogeneous background 1/f noise. We apply this top-gating technique to double QDs to stabilize the charge state for the electron number down to zero.
Coherent control of single electron spin in solids aiming towards the realization of fundamental devices for quantum computation has been performed extensively in GaAs 1-6 and more recently in Si 7,8 as well. Si quantum dots (QDs) are one of the most promising candidates for implementing scalable spin quantum bit (qubit) systems because of the long coherence time due to weak spinorbit and hyperfine interactions. Recent experiments on Si QDs have shown the relaxation time T 1 and the dephasing time T * 2 much longer than those observed for GaAs QDs. 7, 9, 10 However, at present the realization of stable QDs in a two-dimensional electron gas (2DEG) at a modulation-doped Si/SiGe heterostructure is still challenging due to the problem of charge noise which cause sudden changes to the QD states. 11, 12 To realize stable qubit operation it is necessary to characterize and reduce the charge noise in quantum point contacts (QPCs) which form tunnel junctions with the QD.
Charge noise in gate-defined QPCs has been studied in detail for modulation-doped GaAs/AlGaAs heterostructures using techniques of asymmetrically biasing gates 13 , bias-cooling 14 , top gate biasing 15 and combinations of them. In Ref.
13 they observed charge noise caused by thermally activated trapping and detrapping by charge traps in local potential minima formed near the QPC channel when Schottky gates were occasionally biased to align the energy level of the charge trap and Fermi level of the QPC channel. On the other hand, in Ref.
14,15 , the charge noise is attributed to the electron tunneling between the surface and the 2DEG via charge traps in between. They observed strong charge noise reduction by application of bias-cooling or top gate technique which makes the operation voltage of the surface Schottky gate less negative. Then the tunnel rate of electrons from the a) Electronic mail: takeda@meso.t.u-tokyo.ac.jp Schottky gate to the QPC channel via charge traps or most probably ionized donor states (discussed later) is reduced to improve the charge stability. For Si/SiGe Schottky gated devices, both mechanisms can also be considered as noise sources.
The top gate-biasing may be useful to reduce the charge noise in Si/SiGe devices, but not the bias cooling because n-type donors in SiGe do not have deep levels like DX centers 16 in n-doped AlGaAs. It has been demonstrated for Si/SiGe QPCs defined by gate electrodes placed on a Al 2 O 3 insulated Si surface, i.e., metaloxide-semiconductor (MOS), that negatively biasing a global top gate gradually reduces the charge noise in the conductance. 17 The charge noise may be more significant in surface Schottky gate structures than in MOS gate structures because there is no direct leakage between the gate metal and the QPC channel in the latter, but no detailed studies on charge noise spectra in Si/SiGe QPCs have been reported to date.
In this letter, we characterize low-frequency charge noise spectra in Schottky gated Si/SiGe QPCs with a global top gate voltage. We observe a strong reduction in the 1/f 2 component in the charge noise by negatively biasing the top gate. We then apply this technique to enable stable operation of double QDs and finally achieve stable charge state with just a few electrons.
The Si/SiGe heterostructure used in this study is grown by ultra-high vacuum chemical vapor deposition. The heterostructure configuration is shown in Fig. 1(a) . First a 3 µm thick graded buffer is grown on a Si substrate by linearly increasing the Ge content from 0 % to 30 %, and then a 1 µm thick Si 0. and a mobility of 1.3 × 10 5 cm 2 /Vs at T = 250 mK. The stack of gate electrodes is also shown in Fig. 1(a) . Ohmic contacts to the 2DEG are achieved by Au/Sb evaporation and subsequent annealing. QPCs are formed by Pd Schottky gates on the Si cap layer surface by a standard electron-beam lithography technique. The top gate which covers the whole active QPC area is placed on top of the surface gates with cross-linked PMMA as an insulator in between. for various V top . The S I (f ) shows a 1/f 2 behavior known as two-level Lorentzian type fluctuation 18 at relatively large V top . In this condition charge fluctuations due to just a few charge traps near the QPC channel are dominant in the noise characteristic. On the other hand, as the V top is made less positive, the 1/f 2 noise is rapidly suppressed and disappear in the 1/f type homogeneous background charge noise which comes from summation of many trapping sites. 18 To more quantitatively characterize the noise feature, we analyze the integrated spectral density over a finite frequency range to derive the mean value of the gate voltage fluctuation amplitude, ∆V EG of the noise as in ref 15, 19 ∆V EG = 2 49 0.01
(1) Here S I;BG (f ) is the background noise measured at V g = V top = V SD = 0 V. We derive it for a frequency range of 0.01 to 49 Hz to avoid a relatively large 50 Hz noise which comes from measurement instruments. The obtained ∆V EG shown in Fig. 2(b) changes exponentially as a function of V g . This is similar to that in a previous report on GaAs QPCs, but the residual ∆V EG seems nearly one order larger than that of GaAs QPCs. 15 We believe further reduction of the charge noise level can be achieved by optimization of the heterostructure and gating technique.
The charge noise reduction observed in our Si/SiGe system can be explained by considering surface -2DEG tunneling which has already been confirmed in GaAs devices. 14, 15 In usual depletion type devices, application of less positive or more negative voltage to the top gate makes less negative the surface Schottky gate voltage to pinch off the QPC channel, and therefore the gate leakage current is reduced due to reduced electron tunneling between the surface and the channel. We exclude trapping and detrapping of charge traps near the QPC channel from the reason for the charge noise because the observed charge noise decreases monotonically, but not resonantly when the top gate voltage is reduced. It may be reasonable to assign the charge traps to modulation doped ionized impurities because recent report on an undoped Si/SiGe heterostructure has shown a significant improvement in the charge stability.
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Finally we prepare a double QD in the same Si/SiGe heterostructure defined by the same gating technique and measure the stability diagram using the top gate voltage as one parameter. Figure 3(a) shows the scanning electron micrograph of the double QD. The charge state of the double QD is monitored using a proximal QPC as a charge sensor. The measured stability diagram in the plane of two side gate voltages V R and V L is shown in Fig. 3 measured at V top = 0.2 V (b) and V top = 0.1 V (c), respectively. The gray scale indicates the numerical derivative dg S /dV R of the charge sensor conductance g S with V R . The surface gate geometry is designed to have a relatively small gap in each QPC so that only a small positive voltage is applied to the top gate to form a double QD. The double QD is depleted to the (0, 0) charge configuration by adjusting V R and V L . The (0, 0) state is confirmed because any extra charge transition line is observed for more negative gate voltages. In Fig. 3(b) charge state transition lines between the dot and 2DEG leads and between two dots are unclear due to electrostatic potential fluctuations by charge noise. In contrast, in Fig. 3(c) all charge state transition lines are better defined, while the operation voltages of the Schottky gates are not so different between Fig 3 (b) and Fig 3 (c) . Note that the surface to 2DEG tunneling via charge traps can be reduced even without significant changes in the surface Schottky gate voltage because the energy level of the charge traps relative to the Fermi level of the gate metal can be modified just by application of the top gate voltage.
In summary, we have fabricated surface Schottky gate defined QPCs and double QDs in Si/SiGe heterostructures with a global top gate to study the top gate effect on the charge noise. We measured the real time current noise and noise power spectra for the QPCs and observed that 1/f 2 switching noise is rapidly suppressed and finally disappear in the 1/f noise background as the top gate voltage is made less positive or more negative. This result is similar to that reported for clean GaAs QPCs 15 . For the double QD, we also observed a similar effect of the top gate to stabilize the charge state with reduced charged noise. We could finally achieve a few-electron double QD with no notable switching noise. This top gate technique will be useful to stabilize the gate performance in Si/SiGe QDs and eliminate dephasing of qubits due to charge noise via exchange interaction. 22 We gratefully thank Juergen Sailer, Andreas Wild, Dominique Bougeard, and Gerhard Abstreiter for helpful discussions. This work was financially supported by GCOE for Physical Sciences Frontier, MEXT, Japan, Project for Developing Innovation Systems of the Ministry of Education, Culture, Sports, Science and Technology, MEXT, Japan, Grant-in-Aid for Scientific Research on Innovative Areas (21102003), MEXT, Japan, and Funding for World-Leading Innovative R&D on Science and Technology (FIRST) Program, Japan.
